Bitstream Protection in Dynamic Partial Reconfiguration Systems Using Authenticated Encryption

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Partial bitstream protection for low-cost FPGAs with physical unclonable function, obfuscation, and dynamic partial self reconfiguration

This paper proposes a techniquebased onPhysicalUnclonable Functions (PUFs), obfuscation, and Dynamic Partial Self Reconfiguration (DPSR) to protect partial FPGA configuration bitstreams from cloning and reverse engineering. With the aid of this technique, we are able to do the equivalent of partial bitstream encryption on low-cost FPGAs, which is only featured on high-end FPGAs. Low-cost FPGAs ...

متن کامل

Dynamic Partial Reconfiguration for Dependable Systems

Herewith declare that I have produced this paper without the prohibited assistance of third parties and without making use of aids other than those specified; notions taken over directly or indirectly from other sources have been identified as such. This thesis has not previously been presented in identical or similar form to any other Italian or foreign examination board. The the-Enhancer FPGA...

متن کامل

Error Recovery Mechanism using Dynamic Partial Reconfiguration

In this paper an error recovery mechanism for SRAM based FPGA systems is presented. Previous recovery methods employ processor cores as a reconfiguration controller consuming notable amount of device resources and introducing additional error detection and recovery latency. The described mechanism is controlled by a finite state machine architecture providing small hardware overhead and short r...

متن کامل

A Low-Resource AES Encryption Circuit Using Dynamic Reconfiguration

This paper presents an implementation of an Advanced Encryption Standard (AES) encryption unit using dynamic reconfiguration based on the Xilinx Spartan-3 FPGA platform. The proposed design reuses resource of FPGA by adapting dynamic reconfiguration to reduce the number of resource used in the circuit. By changing circuits at runtime, the size of the whole circuit is limited to the largest reco...

متن کامل

Dynamic Partial Reconfiguration of a

The goal of this project was to develop a prototype of real‐time partial re‐configuration of a logic circuit. The steps required for completion involved researching possible circuit algorithms, implementing desired functionality in VHDL, and developing a proof of concept. The objective of this project was to lay a foundation for further development in implementing a self‐healing tri...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEICE Transactions on Information and Systems

سال: 2013

ISSN: 0916-8532,1745-1361

DOI: 10.1587/transinf.e96.d.2333